High mobility III-V compound semiconductors have received renewed interest as alternative materials to replace conventional Si or strained Si channels and to be heterogeneously integrated on Si or silicon-on-insulator substrates for advanced CMOS technology beyond the 22 nm technology node. However, the lack of high quality and thermodynamically stable gate dielectrics on III-V similar to that of SiO 2 on Si remains a major challenge to the development of well-tempered III-V MOSFET technology. Exposure of III-V to air or low vacuum results in the rapid formation of a low quality native oxide on the surface, leading to Fermi level pinning and high interface state density [1] [2] . We have recently demonstrated high quality gate stack formation on GaAs using in-situ surface passivation technology [3] . This surface passivation technology is compatible and can be integrated with a matured high-k gate dielectric process module. With higher electron mobility than GaAs, InGaAs is perhaps even more attractive for high speed CMOS applications. Nevertheless, the in-situ surface passivation technology has not been investigated on InGaAs.
INTRODUCTION
High mobility III-V compound semiconductors have received renewed interest as alternative materials to replace conventional Si or strained Si channels and to be heterogeneously integrated on Si or silicon-on-insulator substrates for advanced CMOS technology beyond the 22 nm technology node. However, the lack of high quality and thermodynamically stable gate dielectrics on III-V similar to that of SiO 2 on Si remains a major challenge to the development of well-tempered III-V MOSFET technology. Exposure of III-V to air or low vacuum results in the rapid formation of a low quality native oxide on the surface, leading to Fermi level pinning and high interface state density [1] [2] . We have recently demonstrated high quality gate stack formation on GaAs using in-situ surface passivation technology [3] . This surface passivation technology is compatible and can be integrated with a matured high-k gate dielectric process module. With higher electron mobility than GaAs, InGaAs is perhaps even more attractive for high speed CMOS applications. Nevertheless, the in-situ surface passivation technology has not been investigated on InGaAs.
In this paper, we report the first investigation of the effectiveness of in-situ surface passivation technology (vacuum annealing (VA) and silane (SiH 4 ) treatment) on InGaAs. By incorporating in-situ surface passivation technology during TaN/HfAlO/InGaAs stack formation, excellent C-V characteristics with low frequency dispersion, small stretch-out and interface state density D it as low as 3.5 × 10 11 -5.0 × 10 11 cm -2 eV -1 can be achieved on InGaAs.
EXPERIMENT
The process sequence for device fabrication is depicted in Fig.  1 4 OH for native oxide and excess elemental As removal respectively, followed by (NH 4 ) 2 S for ex-situ surface passivation to prevent the growth of native oxide. After wet cleaning, the wafers were quickly loaded into a multi-chamber gate cluster system, where 600 ˚C baking under high vacuum for native oxide decomposition, SiH 4 treatment at 300 ˚C -500 ˚C for surface passivation and MOCVD high-k dielectric (HfAlO) deposition were carried out, as illustrated by Fig. 1(b) . The high vacuum transfer module serves to prevent wafers from exposure to low vacuum or atmosphere. On a control wafer, VA and SiH 4 treatment steps were skipped. Post deposition anneal (PDA) at 500 ˚C for 60 s was then performed to improve the quality of as-deposited HfAlO film. After reactive sputter deposition of TaN metal gate and gate patterning, the fabrication process was completed with forming gas anneal.
RESULTS AND DISCUSSION
X-ray rocking curve of the (004) reflection on the InGaAs/GaAs structure reveals the high crystalline quality of the InGaAs layer grown by MOCVD process (Fig. 2) . The composition of indium is ~ 18 %. Due to lattice-mismatch, the InGaAs film is under compressive strain. Atomic force micrographs in Fig. 3 illustrate that the surface roughness of GaAs can be maintained during MOCVD III-V epitaxial process. Effect of wet chemical cleaning and air exposure duration on native oxide thickness was investigated by using ellipsometer, as summarized in Fig. 5 . HCl is effective for native oxide removal on InGaAs. However, rapid growth of native oxide upon exposure to atmosphere was observed. The interval between different chemical cleaning steps should be minimized to suppress the native oxide growth. Significant reduction in the growth rate of native oxide was also observed after (NH 4 ) 2 S treatment. XPS spectra of As 3d in Fig. 6 show the elimination of As-O bond after VA and SiH 4 treatment during gate stack formation. The completely removal of arsenic oxide contributes to drastic improvement in C-V characteristics of InGaAs capacitors. Fig. 7 plots the C-V characteristics at measuring frequency of 10 kHz, 100 kHz, and 1 MHz. Negligible frequency dispersion was observed, as compared to the control capacitors without VA and SiH 4 treatment. C-V forward-and reverse-sweeps of InGaAs capacitors in Fig. 8 highlights the improvement in hysteresis after additional VA and SiH 4 treatment. Using SiH 4 treatment at higher temperature, hysteresis can also be further improved (inset of Fig. 8) . Fig.  9 plots the gate leakage current density J G obtained at V G = V fb -1 V as a function of EOT. The samples without VA and SiH 4 treatment demonstrate higher J G . This is probably attributed to the formation of traps within the bandgap due to the desorption of volatile Ga and/or As oxide and the out-diffusion of Ga and/or As into HfAlO gate dielectric. The in-situ surface passivated InGaAs capacitors exhibit similar gate leakage to GaAs capacitors. With EOT of 2.3 nm, the InGaAs MOS capacitor demonstrates a low J G of 1.54 × 10 -5 A/cm 2 at V G = V fb -1 V. D it was evaluated by using conductance method and summarized in Fig. 10 . The D it level in InGaAs capacitors is similar to that in GaAs capacitors, indicating that the presence of indium does not affect the overall gate stack integrity. Further improvement in D it can be achieved by applying higher SiH 4 treatment temperature, and D it as low as 3.5 × 10 11 -5.0 × 10 11 cm -2 eV -1 can be achieved by using an optimal SiH 4 treatment at 500 ˚C.
SUMMARY
In summary, in-situ surface passivation technology (VA and SiH 4 treatment) was integrated to form high quality MOS gate stack on InGaAs for the first time. With additional VA and SiH 4 treatment, the In 0.18 Ga 0.82 As capacitors with EOT of 2.3 nm demonstrate superior C-V characteristics with D it as low as 3.5 × 10 11 -5.0 × 10 11 cm -2 eV -1 and low J G of 1.54 × 10 -5 A/cm 2 at V G = V fb -1 V. The presence of indium was found to have negligible negative impact on the gate stack integrity, indicating the potential applications of this effective surface passivation technology to InGaAs materials with even higher indium composition for higher mobility. • 
